

PATENT

Attorney Docket No. 2207/11273

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

FLETCHER et al

Application No.:

09/893,871

Filed:

June 29, 2001

For:

MULTISTAGE CLOCK DELAY CIRCUIT AND METHOD

Examiner:

Not assigned

Group Art:

2181

RECEIVED

Commissioner of Patents and Trademarks

Washington D.C. 20231

SEP 0 6 2001

Technology Center 2100

REQUEST FOR CORRECTED FILING RECEIPT

Sir:

Applicant for the above-referenced patent application respectfully requests issue of a corrected Filing Receipt to correct a typographical error in the title on the Filing Receipt.

The first word in the title, "MU<u>TL</u>ISTAGE", should be "MU<u>LT</u>ISTAGE". The correct title is "MULTISTAGE CLOCK DELAY CIRCUIT AND METHOD".

Attached is a copy of the Filing Receipt showing the correction in red ink.

These corrections are readily apparent from the application papers.

A corrected filing receipt is respectfully requested.

Respectfully submitted,

**KENYON & KENYON** 

Date: // > 7,200

Kenneth R. Corsello Registration No. 38,115

Suite 700 • 1500 K Street, N.W. • Washington, DC 20005 • (202) 220-4200 • Fax: (202) 220-4201



23838

## United States Patent and Trademark Office

COMMISSIONER FOR PATENTS UNITED STATES PATENT AND TRADEMARK OFFICE WASHINGTON, D.C. 20231

www.uspto.gov

APPLICATION NUMBER FILING DATE GRP ART UNIT FIL FEE REC'D ATTY.DOCKET.NO **DRAWINGS** TOT CLAIMS IND CLAIMS 2182 1076

09/893.871

**KENYON & KENYON** 

1500 K STREET, N.W., SUITE A

WASHINGTON, DC 20005

06/29/2001

2207/11273

27

CONFIRMATION NO. 6547

FILING RECEIPT

C000000006459155\*

Date Mailed: 08/22/2001

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE. NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Office of Initial Patent Examination's Custom r S rvice Center. Please provide a copy of this Filing Receipt with the changes noted thereon. If y u received a "Notice to File Missing Parts" for this application, please submit any corrections to this Filing Receipt with your reply to the Notice. When the USPTO processes the reply to the Notice, the USPTO will generate another Filing Receipt incorporating the requested corrections (if appropriate).

Applicant(s)

Thomas D. Fletcher, Portland, OR: Giao Pham, Portland, OR;

RECEIVED

SEP 0 6 2001

Domestic Priority data as claimed by applicant

Technology Center 2100

F reign Applications

If Required, Foreign Filing License Granted 08/22/2001

Projected Publication Date: 01/02/2003

Non-Publication Request: No

**Early Publication Request: No** 

**Title** 

multistage

Mutlistage clock delay circuit and method

**Preliminary Class** 

713

Data entry by : MUSLIM, ALIA Team: OIPE Date: 08/22/2001

